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Abstract—In nanoelectronic circuit synthesis, the majority gate 
and the inverter form the basic combinational logic primitives. 
This paper deduces the mathematical formulae to estimate the 
logical masking capability of majority gates, which are used 
extensively in nanoelectronic digital circuit synthesis. The 
mathematical formulae derived to evaluate the logical masking 
capability of majority gates holds well for minority gates, and a 
comparison with the logical masking capability of conventional 
gates such as NOT, AND/NAND, OR/NOR, and XOR/XNOR is 
provided. It is inferred from this research work that the logical 
masking capability of majority/minority gates is similar to that 
of XOR/XNOR gates, and with an increase of fan-in the logical 
masking capability of majority/minority gates also increases.  
Keywords-logic gates; majority gate; minority gate; logical 
masking; fault tolerance; nanoelectronics 
I.  INTRODUCTION 
Emerging nanotechnologies for beyond-CMOS futuristic 
electronic designs include quantum cellular automata [1]–
[5], spin-based devices [6]–[11], resistive random access 
memories [12]–[16], biological circuits [17], [18] etc. These 
technologies share a common ground in that they widely use 
the majority gate as the basic building block. Although the 
logic realization of combinational circuits using the 3-input 
majority gate was proposed as early as the 1960’s [19], [20], 
the latest nanometric technologies [21] have given rise to a 
renewed interest in synthesizing digital circuits using the 
majority gate and the inverter. Several digital electronic 
circuit synthesis and optimization techniques [22]–[27] have 
been proposed of late which utilize only the majority gate 
and the inverter as the basic building blocks. Also, logic 
synthesis schemes utilizing the minority gate and the inverter 
were proposed [23], [28], with the minority logic function 
being the complement of the majority logic function.  
References [29]–[32] analyzed the impact of probabilistic 
input errors on the outputs of some logic gates and some 
logic circuits. Reference [33] analyzed the logical masking 
capability of conventional gates such as NOT (i.e. inverter), 
AND/NAND, OR/NOR, and XOR/XNOR, where logical 
masking refers to the inherently ability of a gate to tolerate 
fault(s) on its input(s) and still produce the correct output. 
Note that not all the fault(s) which may occur on the input(s) 
of a gate, which may be temporary or permanent in nature, 
would result in error(s) on its output. For example, in a 2-
input AND gate if its inputs are 0 and 1, then its output is 0. 
Now supposing that its input which is 1 has become 0 due to 
a fault, the output of the AND gate would still retain the 
correct value of 0. 
In this paper, we specifically analyze the logical masking 
capability of majority/minority gates (or functions) which are 
extensively used in nanoelectronic designs [21]. Moreover, 
the majority logic function is widely employed [34]–[37] in 
redundancy architectures which are indeed commonplace in 
many mission-critical and safety-critical electronic circuit 
and system designs [38]–[41]. Further, the information about 
the logical masking capability of a gate may be useful to 
design digital circuits with improved intrinsic fault tolerance 
[42]. This tends to assume significance in the context of 
emerging nanoelectronic designs which are more likely to 
experience temporary or permanent faults or failures due to 
radiation and other phenomena [43]–[45].  
The rest of this paper is organized as follows. Section 2 
describes the generalized error metrics which are used to 
estimate the logical masking capabilities of various gates 
including the majority and minority gates. The transistor 
level circuits of the 3-input majority and minority gates are 
also presented. Section 3 presents a comparison of the logical 
masking capabilities of commonly used gates viz. NOT, 
AND/NAND, OR/NOR, XOR/XNOR, and the majority and 
minority gates based on the general error metrics. Finally, 
the conclusions are stated in Section 4.    
II. MAJORITY/MINORITY GATES AND THEIR 
GENERALIZED ERROR METRICS 
Let us consider for an example illustration the truth table 
of the 3-input majority and minority functions given below. 
The inputs and outputs feature binary data (i.e. 0 and 1).  
TABLE I.  TRUTH TABLE OF 3-INPUT MAJORITY AND MINORITY 
GATES (LOGIC FUNCTIONS) 
Primary Inputs Majority Output Minority Output 
A B C Z Y 
0 0 0 0 1 
0 0 1 0 1 
0 1 0 0 1 
0 1 1 1 0 
1 0 0 0 1 
1 0 1 1 0 
1 1 0 1 0 
1 1 1 1 0 
In Table I, A, B and C are the primary inputs, Z is the 
majority function output, and Y is the minority function 
output. Whenever a majority of the inputs i.e. at least 2 out of 
3 inputs in Table I is 1, the majority function output Z will be 
1, otherwise it will be 0. On the contrary, whenever a 
minority of the inputs i.e. if at least 2 out of 3 inputs in Table 
I is 0, the minority function output Y will be 1, otherwise it 
will be 0. Thus, the majority and the minority function 
outputs are complementary to each other.   
In the 3-input majority logic function, at least 2 out of the 
3 inputs should be 1. Likewise, in the 5-input majority logic 
function, at least 3 out of the 5 inputs should be 1, and so on. 
Generalizing this, we note that in an n-input majority logic 
function, at least (n + 1)/2 out of the n inputs should be 1, 
and in an n-input minority logic function, at least (n + 1)/2 
out of the n inputs should be 0 for the corresponding function 
outputs to be 1.   
The sum-of-products and product-of-sums expressions 
for the 3-input majority function are given by (1) and (2). 
The complex gates AO222 and OA222 of a standard digital 
cell library [46], which directly synthesize (1) and (2) are 
shown in Figure 1. The respective transistor level circuits 
corresponding to the static CMOS style logic implementation 
are also shown.   
ZSOP = AB + BC + AC = AB + C (A + B)            (1) 
ZPOS = (A + B) (B + C) (A + C) = (A + B) (AB + C)     (2) 
 
 
Figure 1. Two complex gate realizations of the 3-input majority function Z 
shown in Table I. The static CMOS style implementations are also 
shown. The intermediate outputs K and L in (a) and (b) represent the 
3-input minority function outputs. 
We define two generalized error metrics (GEMs) to 
estimate the logical masking capability of logic gates. 
GEMNIF, given below, was referred to as GEM in [33].   
• GEMNIF is specified as the ratio of the total number 
of gate output errors to the total number of individual 
input faults while considering the application of all 
possible unique input patterns and their associated 
distinct faulty input patterns  
• GEMFIC is given by the ratio of total number of gate 
output errors to the total number of faulty inputs 
while considering the application of all possible 
unique input patterns and their associated distinct 
faulty input patterns  
Although GEMNIF and GEMFIC assume a uniform 
inputs distribution, as per the definitions, nevertheless the 
definitions may be modified to suit any practical scenario 
once the complete information about the input patterns 
applied and the subsequent input faults which have occurred 
are ascertained through an automatic test pattern generator or 
an automatic test equipment. Hence we leave it to the choice 
of a circuit designer to choose either or both metrics viz. 
GEMNIF and/or GEMFIC to quantitatively estimate the 
logical masking capabilities of logic gates as desired. Among 
these, possibly GEMNIF is computationally more expensive 
to determine but more accurate than GEMFIC.  
A. Derivation of GEMNIF Equation for Majority/Minority 
Gates  
The ON-set of a Boolean function comprises those input 
patterns which result in the function outputting 1, and the 
OFF-set of a Boolean function comprises those input patterns 
which result in the function outputting 0. Referring to Table I 
we find that the ON-set of Z comprises four elements viz. 
(011, 101, 110, 111), and the OFF-set of Z also comprises 
four elements viz. (000, 001, 010, 100). In Table I, the 
cardinalities of the ON-set and the OFF-set of Z are the 
same, which equals 4. In general, any n-input majority logic 
function will have identical ON-set and OFF-set cardinalities 
of magnitude 12 −n .  
Whenever the inputs of a logic gate or a logic function 
migrate from the ON-set to OFF-set or vice-versa due to any 
fault occurrences, the corresponding gate (or function) output 
would be corrupted. For example, consider the binary input 
pattern 011 given in Table I, which reflects the values of 
inputs A = 0 and B = C = 1 for which Z = 1. Now supposing 
due to any fault(s) on these inputs, the assumed input pattern 
011 changes to 000, 001, 010, or 100, the output Z would 
become 0, which is an error. This is because the faulty input 
patterns 000, 001, 010, or 100 correspond to the OFF-set of 
Z. On the other hand, even if due to any potential fault 
occurrence(s) on the inputs, supposing the assumed input 
pattern 011 changes to 101, 110, or 111, Z would still 
maintain the correct value of 1 since these faulty input 
patterns correspond to the ON-set of Z.  
Let us once again consider the presumed input pattern of 
011 whose faulty counterparts are 000, 001, 010 and 100. 
Between 011 and 000, there is a Hamming distance of 2, 
which implies the occurrence of two input faults. Likewise, 
between 011 and 001, 010, 100, the respective Hamming 
distances are 1, 1, and 3, which imply the occurrence of 1 
fault, 1 fault, and 3 faults respectively on the inputs. The 
maximum Hamming distance is 3, and the minimum 
Hamming distance is 1. In general, for an n-input majority 
logic function, the maximum Hamming distance between an 
ON-set element and an OFF-set element would be n, and the 
minimum Hamming distance would be 1.  
The total number of input faults which may occur on an 
ON-set element, at say different time instances, which may 
cause a migration of the input pattern to the corresponding 
OFF-set of an n-input majority logic function (or even any 
Boolean function) would be numerically expressed by 
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2 [33], which represents the denominator of 
GEMNIF corresponding to an n-input majority gate/function.   
Since the ON-set and OFF-set cardinalities of an n-input 
majority gate or function are identical, for each input pattern 
in the ON-set there exists 12 −n OFF-set elements which 
would cause an output error. Similarly, considering the 
migration of input patterns from the OFF-set to ON-set, there 
exists an equal number of ON-set elements. Hence, the total 
number of potential output errors which may be likely would 
be given by 122 −n , which represents the numerator of 
GEMNIF for an n-input majority logic gate or function. 
Hence, GEMNIF for an n-input majority (or minority) logic 
gate or function is expressed by (3). The GEMNIF equations 
corresponding to NOT, AND, NAND, OR, NOR, XOR and 
XNOR are given in [33].   
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Equation (3) holds well for any majority or minority 
logic gate or function. This is because the ON-set and OFF-
set cardinalities of the majority or minority function outputs 
are the same, and just their outputs are reversed since the 
majority and minority functions are complementary to each 
other, as seen in Table I. In fact, (3) is similar to the 
GEMNIF equation derived for the XOR and XNOR gates in 
[33]. This is due to the reason that the XOR and XNOR gates 
are also equivalent gates [47], [48] as they also feature equal 
ON-set and OFF-set cardinalities like the majority and 
minority functions discussed here.  
B. Derivation of GEMFIC Equations for Different Gate 
Types 
As per the definitions stated earlier for GEMNIF and 
GEMFIC, it may be noted that their numerator components 
are the same but their denominator components are different. 
Given that any n-input Boolean (logic) function would have 
n2  unique input patterns, hence for any unique input pattern 
there would be a total of )12( −n  associated distinct faulty 
input patterns. Hence, the total number of distinct faulty 
input patterns with respect to all the unique input patterns of 
an n-input logic function would be specified by )12(2 −nn . 
After substitution of the numerator components for GEMFIC 
from [33] for the different gate types, which are the same as 
those of GEMNIF, we obtain the GEMFIC expressions given 
below corresponding to NOT, AND/NAND/OR/NOR, and 
XOR/XNOR/Majority/Minority gates. GEMNIF and 
GEMFIC of the NOT gate is a constant (i.e. 1). The 
GEMFIC equations for AND, NAND, OR, and NOR gates 
share a commonality in that they have a singleton ON-set or 
OFF-set. Similarly, the GEMFIC equations for XOR, 
XNOR, Majority, and Minority gates are the same since they 
have equal ON-set and OFF-set cardinalities [47], [48].         
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III. GEMNIF AND GEMFIC ESTIMATES FOR VARIOUS 
LOGIC GATE TYPES 
Figures 2 and 3 show a plot of GEMNIF and GEMFIC 
estimates corresponding to various logic gate types assuming 
inputs ranging from 1 to 7. Modern digital standard cell 
libraries such as [46] do not feature AND, NAND, OR, and 
NOR gates with fan-in greater than 4, and XOR and XNOR 
gates with fan-in greater than 3. Also, only a 3-input 
majority/minority gate is normally included in most standard 
cell libraries, and higher fan-in majority/minority gates may 
be found in some digital cell libraries or may have to be 
custom-designed depending on the requirement. In Figures 2 
and 3 however, we consider a wide range of inputs for the 
different gate types mainly to observe the impact that an 
increase in fan-in has on the GEMNIF and GEMFIC values. 
In this context, the lower the values of GEMNIF and 
GEMFIC the better is the fault tolerance, and the maximum 
values of GEMNIF and GEMFIC are integer 1. 
 Figure 2. GEMNIF plots corresponding to various gate types. Although the GEMNIF values of XOR/XNOR and Majority/Minority gates are the same, the 
respective plots are explicitly shown above since the majority/minority gate has only an odd number of inputs. Hence, GEMNIF plots for the 
majority/minority gates will be applicable for those scenarios when the primary inputs are odd (i.e. 3, 5, 7 etc.). The NOT gate has a single input and a 
single output, and it has constant GEMNIF and GEMFIC values of 1. The values of n = 1, 2, 3, … are substituted into (3) and into the GEMNIF (i.e. 
GEM) equations given in [33] to obtain the above plots.  
 
Figure 3. Figure 3. GEMFIC plots corresponding to various gate types. The values of n = 1, 2, 3, … are substituted into (4), (5) and (6) to obtain the above 
plots. 
Regardless of the metric adopted i.e. whether GEMNIF 
or GEMFIC, there are some common trends noticed in 
Figures 2 and 3. With an increase of fan-in i.e. the number of 
inputs, both the singleton (AND/NAND/OR/NOR) and the 
equivalent (XOR/XNOR/Majority/Minority) logic gate types 
exhibit decreases in the GEMNIF and GEMFIC values. For 
example, the 2-input AND gate has a GEMNIF value of 
0.375, and the 3-input AND gate has 61.1% reduced 
GEMNIF value. The GEMFIC value of the 2-input AND 
gate is 0.5, and the GEMFIC value of the 3-input AND gate 
is just 0.25, which implies a 50% reduction for the latter. 
Now considering the majority function, the 3-input majority 
gate has a GEMNIF value of 0.3333 and a GEMFIC value of 
0.5714. In relative comparison, the 5-input majority gate has 
a 40% reduced GEMNIF value which is 0.25, and a 10% 
reduced GEMFIC value which is 0.5161. Thus, an obvious 
way to potentially improve the fault tolerance of a logic gate, 
when it may be subject to fault(s) on its primary inputs due 
to transient or permanent effects is to increase its fan-in.  
GEMNIF evaluates the output errors based on the actual 
number of input fault occurrences, whereas GEMFIC 
evaluates the output errors based on just the faulty input 
patterns. A faulty input pattern may consist of one or more 
input fault(s) and so a mere count of the faulty input patterns 
may be an underestimation of a gate’s fault tolerance. This is 
possibly the reason why the GEMFIC values for the various 
logic gate types shown in Figure 3 are higher than those of 
the corresponding GEMNIF values. Hence, it may be 
advisable to use the GEMFIC as a preliminary parameter for 
a quick fault tolerance assessment as the computational 
complexity associated with the GEMFIC estimation may be 
less than that of GEMNIF though the former is likely to be 
computationally less accurate than the latter.   
When we consider an n-input logic gate or function, there 
will be n2  unique input patterns and for each input pattern 
there can be a maximum of )12( −n  distinct faulty input 
patterns. Since, here, GEMFIC considers only the actual 
input patterns and the associated faulty input patterns, its 
computational complexity may be directly characterized as 
)]12(2[ −nnO . On the other hand, since GEMNIF 
considers the actual number of input fault occurrences, the 
actual number of input faults in relation to the actual number 
of faulty input patterns should be calculated and based on a 
weighted-average, the correct GEMNIF estimate is to be 
obtained, which is quite cumbersome though.  
To simplify this calculation however, if on average, each 
faulty input pattern encompasses approximately 
2
1+n
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faults, the computational complexity of GEMNIF may be 
quickly characterized as 
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is a likely approximation and hence may not be reliable. 
Hence, for a reliably accurate fault tolerance estimation, 
GEMNIF is preferable compared to GEMFIC although 
GEMFIC can be used at an early stage.  
IV. CONCLUSION 
This paper has presented a mathematical estimation and 
an analysis of the fault tolerance of various logic gate types 
when subject to potential fault(s) on their inputs through two 
generalized error metrics viz. GEMNIF and GEMFIC. As 
mentioned in [29] that not all gates created are equal, it is 
found that gate types with a singleton ON-set or OFF-set 
(AND, NAND, OR, NOR) exhibit greater fault tolerance i.e. 
have less GEMNIF and GEMFIC values when compared to 
gate types (XOR, XNOR, Majority, Minority) which feature 
identical ON-set and OFF-set cardinalities. Building upon a 
previous work [33], the mathematical expressions pertaining 
to GEMNIF and GEMFIC for the majority/minority gates 
were deduced, and the mathematical expressions for 
GEMFIC corresponding to NOT, AND, NAND, OR, and 
NOR gates were also deduced. The important findings are: i) 
both GEMNIF and GEMFIC portray similar fault tolerance 
properties with respect to the various logic gate types 
although GEMNIF is computationally more expensive and 
more accurate than GEMFIC, and that GEMFIC may serve 
as an early indicator, ii) GEMNIF and GEMFIC equations of 
majority, minority, XOR and XNOR gates are all similar, 
and iii) with an increase of fan-in, the fault tolerance of all 
the gate types tend to improve resulting in less output errors. 
As a future work, it is to be investigated how these findings 
can be effectively incorporated into the fault-tolerant design 
of digital electronic circuits and systems.  
REFERENCES 
[1] P. D. Tougaw, C.S. Lent, “Logical devices implemented using 
quantum cellular automata,” Jour. of Applied Physics, vol. 75, no. 3, 
pp. 1818-1825, 1994.  
[2] I. Amlani, A.O. Orlov, G. Toth, G.H. Bernstein, C.S. Lent, G.L. 
Snider, “Digital logic gate using quantum-dot cellular automata,” 
Science, vol. 284, no. 5412, pp. 289-291, 1999.   
[3] S.C. Henderson, E.W. Johnson, J.R. Janulis, P.D. Tougaw, 
“Incorporating standard CMOS design process methodologies into the 
QCA logic design process,” IEEE Trans. on Nanotechnology, vol. 3, 
no. 1, pp. 2-9, 2004.  
[4] K. Walus, G.A. Jullien, “Design tools for an emerging SoC 
technology: quantum-dot cellular automata,” Proc. of the IEEE, vol. 
94, no. 6, pp. 1225-1244, 2006.  
[5] W. Liu, L. Lu, M. O’Neill, E.E. Swartzlander, “A first step toward 
cost functions for quantum-dot cellular automata designs,” IEEE 
Trans. on Nanotechnology, vol. 13, no. 3, pp. 476-487, 2014.  
[6] A. Khitun, K.L. Wang, “Nano scale computational architectures with 
spin wave bus,” Superlattices and Microstructures, vol. 38, no. 3, pp. 
184-200, 2005.  
[7] M. Tanaka, S. Sugahara, “MOS-based spin devices for reconfigurable 
logic,” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 961-976, 
2007.  
[8] T. Schneider, A.A. Serga, B. Leven, B. Hillebrands, R.L. Stamps, 
M.P. Kostylev, “Realization of spin-wave logic gates,” Applied 
Physics Letters, vol. 92, no. 2, pp. 1-4, 2008.  
[9] C. Augustine, G. Panagopoulos, B. Behin-Aein, S. Srinivasan, A. 
Sarkar, K. Roy, “Low-power functionality enhanced computation 
architecture using spin-based devices,” Proc. IEEE/ACM Intl. Symp. 
on Nanoscale Architectures, pp. 129-136, 2011.  
[10] Y. Saito, M. Ishikawa, T. Inokuchi, H. Sugiyama, T. Tanamoto, K. 
Hamaya, N. Tezuka, “Spin-based MOSFETs for logic and memory 
applications and spin accumulation signals in CoFe/tunnel barrier/SOI 
devices,” IEEE Trans. on Magnetics, vol. 48, no. 11, pp. 2739-2745, 
2012.  
[11] I.P. Radu, O. Zografos, A. Vaysset, F. Ciubotaru, J. Yan, J. Swerts, 
D. Radisic, B. Briggs, B. Soree, M. Manfrini, M. Ercken, C. Wilson, 
P. Raghavan, S. Sayan, C. Adelmann, A. Thean, L. Amaru, P.-E. 
Gaillardon, G. De Micheli, D.E. Nikoniv, S. Manipatruni, I.A. 
Young, “Spintronic majority gates,” Proc. IEEE Intl. Electron 
Devices Meeting, pp. 32.5.1-32.5.4, 2015.  
[12] E. Linn, R. Rosezin, C. Kugeler, R. Waser, “Complementary resistive 
switches for passive nanocrossbar memories,” Nature Materials, vol. 
9, no. 5, pp. 403-406, 2010.  
[13] S. Balatti, S. Ambrogio, D. Ielmini, “Normally-off logic based on 
resistive switches – Part I: logic gates,” IEEE Trans. on Electron 
Devices, vol. 62, no. 6, pp. 1831-1838, 2015.  
[14] S. Balatti, S. Ambrogio, D. Ielmini, “Normally-off logic based on 
resistive switches – Part II: logic circuits,” IEEE Trans. on Electron 
Devices, vol. 62, no. 6, pp. 1839-1847, 2015.  
[15] S. Shirinzadeh, M. Soeken, R. Drechsler, “Multi-objective BDD 
optimization for RRAM based circuit design,” Proc. IEEE 19th Intl. 
Symp. on Design and Diagnostics of Electronic Circuits and Systems, 
pp. 1-6, 2016.  
[16] Z.-R. Wang, Y.-T. Su, Y. Li, Y.-X. Zhou, T.-J. Chu, K.-C. Chang, T.-
C. Chang, T.-M. Tsai, S.M. Sze, X.-S. Miao, “Functionally complete 
Boolean logic in 1T1R resistive random access memory,” IEEE 
Electron Device Letters, vol. 38, no. 2, pp. 179-182, 2017.  
[17] A. Almatrood, H. Singh, “A new approach to the development of 
nano digital circuits and its applications in molecular medicine,” 
Proc. 9th IEEE Intl. Conf. on Nano/Molecular Medicine and 
Engineering, pp. 183-187, 2015. 
[18] J. Jung, Y. Shin, “Localized DNA circuit design with majority gates,” 
Proc. IEEE Biomedical Circuits and Systems Conf., pp. 172-175, 
2016.  
[19] R. Lindaman, “A theorem for deriving majority-logic networks within 
an augmented Boolean algebra,” IRE Trans. on Electronic 
Computers, vol. EC-9, no. 3, pp. 338-342, 1960.  
[20] S.B. Akers, “Synthesis of combinational logic using three-input 
majority gates,” Proc. 3rd Annual Symp. on Switching Circuit Theory 
and Logical Design, pp. 149-158, 1962.  
[21] L. Amaru, P.-E. Gaillardon, S. Mitra, G. De Micheli, “New logic 
synthesis as nanotechnology enabler,” Proc. of the IEEE, vol. 103, 
no. 11, pp. 2168-2195, 2015.  
[22] R. Zhang, K. Walus, W. Wang, G.A. Jullien, “A method of majority 
logic reduction for quantum cellular automata,” IEEE Trans. on 
Nanotechnology, vol. 3, no. 4, pp. 443-450, December 2004. 
[23] R. Zhang, P. Gupta, N,K. Jha, “Majority and minority network 
synthesis with application to QCA-, SET-, and TPL-based 
nanotechnologies,” IEEE Trans. on CAD of Integrated Circuits and 
Systems, vol. 26, no. 7, pp. 1233-1245, 2007.  
[24] K. Kong, Y. Shang, R. Lu, “An optimized majority logic synthesis 
methodology for quantum-dot cellular automata,” IEEE Trans. on 
Nanotechnology, vol. 9, no. 2, pp. 170-183, March 2010.   
[25] M.G.A. Martins, V. Callegaro, F.S. Marranghello, R.P. Ribas, 
“Majority-based logic synthesis for nanometric technologies,” Proc. 
14th IEEE Intl. Conf. on Nanotechnology, pp. 256-261, 2014.  
[26] L. Amaru, P.-E. Gaillardon, G. De Micheli, “Majority-inverter graph: 
a new paradigm for logic optimization,” IEEE Trans. on CAD of 
Integrated Circuits and Systems, vol. 35, no. 5, pp. 806-819, 2016. 
[27] C.-C. Chung, Y.-C. Chen, C.-Y. Wang, C.-C. Wu, “Majority logic 
circuits optimisation by node merging,” Proc. 22nd Asia and South 
Pacific Design Automation Conf., pp. 714-719, 2017.    
[28] M. Momenzadeh, J. Huang, M.B. Tahoori, F. Lombardi, 
“Characterization, test, and logic synthesis of and-or-inverter (AOI) 
gate design for QCA implementation,” IEEE Trans. on CAD of 
Integrated Circuits and Systems, vol. 24, no. 12, pp. 1881-1893, 
2005.  
[29] B. Marr, J. George, B. Degnan, D.V. Anderson, P. Hasler, “Error 
immune logic for low-power probabilistic computing,” VLSI Design, 
vol. 2010, Article ID 460312, pages 9, 2010. 
[30] P. Balasubramanian, S. Yamashita, “On the error resiliency of 
combinational logic cells – implications for nano-based digital 
design,” Proc. 19th IEEE Pacific Rim Intl. Symp. on Dependable 
Computing, pp. 118-119, 2013. 
[31] R. Xiao, C. Chen, “Gate-level circuit reliability analysis: a survey,” 
VLSI Design, vol. 2014, Article ID 529392, pages 12, 2014.  
[32] P. Balasubramanian, H.R. Arabnia, “Computation of error resiliency 
of Muller C-element,” Proc. Intl. Conf. on Computational Science 
and Computational Intelligence, pp. 179-180, 2014.    
[33] P. Balasubramanian, N.E. Mastorakis, “Mathematical analysis of 
logical masking capability of logic gates,” Proc. 5th European Conf. 
of Circuits Technology and Devices, N.E. Mastorakis and D. Kazakos 
(Eds.) in the Book “Recent Advances in Electrical Engineering and 
Electronic Devices”, pp. 144-147, 2014.  
[34] P. Balasubramanian, N.E. Mastorakis, “A standard cell based voter 
for use in TMR implementation,” Proc. 5th European Conf. of 
Circuits Technology and Devices, N.E. Mastorakis and D. Kazakos 
(Eds.) in the Book “Recent Advances in Electrical Engineering and 
Electronic Devices”, pp. 115-124, 2014.   
[35] P. Balasubramanian, H.R. Arabnia, “A standard cell based power-
delay-area efficient 3-of-5 majority voter design,” Proc. 13th Intl. 
Conf. on Embedded Systems and Applications, pp. 31-35, 2015.  
[36] P. Balasubramanian, N.E. Mastorakis, “Power, delay and area 
comparisons of majority voters relevant to TMR architectures,” Proc. 
10th Intl. Conf. on Circuits, Systems, Signal and Telecommunications, 
Valeri Mladenov (Editor) in the Book “Recent Advances in Circuits, 
Systems, Signal Processing and Communications”, pp. 110-117, 
2016.   
[37] P. Balasubramanian, K. Prasad, “A fault tolerance improved majority 
voter for TMR system architectures,” WSEAS Trans. on Circuits and 
Systems, vol. 15, Article #14, pp. 108-122, 2016.  
[38] I. Koren, C. Mani Krishna, Fault-Tolerant Systems, Morgan 
Kaufmann Publishers, USA, 2007.  
[39] P. Balasubramanian, D.L. Maskell, “A distributed minority and 
majority voting based redundancy scheme,” Microelectronics 
Reliability, vol. 55, no. 9-10, pp. 1373-1378, 2015.  
[40] P. Balasubramanian, N.E. Mastorakis, “FPGA based implementation 
of distributed minority and majority voting based redundancy for 
mission and safety-critical applications,” Intl. Jour. of Circuits and 
Electronics, vol. 1, pp. 185-190, 2016.  
[41] P. Balasubramanian, “ASIC-based design of NMR system health 
monitor for mission/safety-critical applications,” SpringerPlus, vol. 
5:628, pages 16, 2016.  
[42] P. Balasubramanian, R.T. Naayagi, “Redundant logic insertion and 
fault tolerance improvement in combinational circuits,” Accepted in 
IEEE Intl. Conf. on Circuits, System and Simulation, 2017.  
[43] R. Baumann, “Soft errors in advanced computer systems,” IEEE 
Design and Test of Computers, vol. 22, no. 3, pp. 258-266, 2005.  
[44] J. Han, J. Gao, P. Jonker, Y. Qi, J.A.B. Fortes, “Toward hardware-
redundant, fault-tolerant logic for nanoelectronics,” IEEE Design and 
Test of Computers, vol. 22, no. 4, pp. 328-339, 2005.  
[45] International Technology Roadmap for Semiconductors (ITRS) 
Design reports. Available: https:\\www.itrs2.net  
[46] Synopsys SAED_EDK32/28_CORE Databook, Revision 1.0.0, 2012.  
[47] P. Balasubramanian, M.R. Lakshmi Narayana, R. Chinnadurai, 
“Design of combinational logic digital circuits using a mixed logic 
synthesis method,” Proc. IEEE Intl. Conf. on Emerging Technologies, 
pp. 289-294, 2005.   
[48] P. Balasubramanian, S. Theja, “Synthesis of read-once digital 
hardware with reduced energy delay product,” Intl. Jour. of 
Computers, Systems and Signals, vol. 8, no. 1, pp. 13-28, 2007.   
 
 
